Skip to main content
Log in
Mitsubishi Electric Q13UDVCPU — PLCs (Programmable Logic Controllers)

Mitsubishi Q13UDVCPU PLC CPU, 130K Steps, Mature Lifecycle

MPNQ13UDVCPU

Mitsubishi Electric Q13UDVCPU, Q Series PLC CPU module, 130K step program capacity, 41984 data registers, 28672 internal relays, 27.4 mm width, 0.20 kg.

$300.00Ref. price · indicative, final on quote
Mitsubishi Electric Q13UDVCPU datasheet (PDF)
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

Q13UDVCPU key specifications
ParameterValue
Over voltage categoryII or less
DC 5 v internal current consumption0.58 A (single CPU unit) / 0.6 A (when extended SRAM cassette is installed)
Latch (power outage hold) rangeL 0 to 8191 (default 8192 points) [latch range can be set for B, F, V, T, ST, C, D, W]
Allowable momentary power failure timeDepends on power supply unit
Communication modeFull duplex / half duplex
CPU shared memory- high speed communication area between multiple CPUs32 KB
Installation locationIn the control panel
Number of connectionsSocket communication, MELSOFT connection, MC protocol total 16 pieces 1 for FTP
Storage ambient temperature-25 to 75 ° C (-20 to 75 ° C when system includes AnS / A series unit)
Operating ambient temperature0 to 55 ° C
Pollution degree2 or less
Storage ambient humidity5 to 95% RH, non condensing (10 to 90% RH when the system includes AnS / A series unit)

All specifications

Q13UDVCPU additional specifications
ParameterValue
Ambient operating humidity5 to 95% RH, non condensing (10 to 90% RH when the system includes AnS / A series unit)
Depth115 mm
Width27.4 mm
Height98 mm
Shipping weight2 Kg
Standard RAM323 books
Standard ROM256
Standard ROM (Drive 4)2051 KB
CPU shared memory- QCPU standard area8 KB
Standard RAM (Drive 3)- when using extended SRAM cassetteCapacity when extended SRAM cassette is not used + Capacity of extended SRAM cassette (Extended SRAM cassette can be up to 8 Mbytes)
Standard RAM (Drive 3)- when the extended SRAM cassette is not used1024 KB
Mass0.20 kg
Timer [T]Default 2048 points (T 0 to 2047) (Shared with low-speed timer / high-speed timer) (Changeable) Low-speed timer / high-speed timer specified by instruction Set the measurement unit of low-speed timer / high-speed timer by parameter (low-speed timer: 1 to 1000 ms , 1 ms increment, default 100 ms) (High-speed timer: 0.01 to 100 ms, 0.01 ms increments, default 10.0 ms)
Counter [C]Normal counter: default 1024 points (C 0 ~ 1023) (changeable)
MOV d 0 d 13.9 ns
Pointer [P]4096 points (P 0 ~ 4095) (Number of device points fixed) Use range of local pointer / common pointer can be set by parameter
Device classClass I
Constant scan0.5 - 2000 ms (Can be set in 0.1 ms increments)
Use elevation0 to 2000 m
Clock functionYear, month, day, hour, minute, second, day of the week (leap year automatic discrimination) accuracy: -2.97 ~ + 3.75s (. TYP + 0.39s) / d at 0 ? accuracy: -2.97 ~ + 3.75s (TYP + . 0.39 s) / d at 25 ° C Accuracy: -12.77 to + 2.13 s (TYP. -5.32 s) / d at 55 ° C
Control methodStored program iteration operation
Edge relay [V]Default 2048 points (V 0 to 2047) (changeable)
Link relay [B]Default 8192 points (B 0 to 1 FFF) (changeable)
Program memory252 books
Step relay [S]Default 8192 points (S0 to 8191) (changeable)
Use atmosphereNo corrosive gas
Annunciator [F]Default 2048 points (F 0 to 2047) (changeable)
Latch relay [L]Default 8192 points (L0 to 8191) (changeable)
Program capacity130K steps (520K bytes)
Data register [D]Default 41984 points (D 0 to 41983) (changeable)
Impact resistanceMeets JIS B 3502, IEC 61131-2 (147 m / s 2 , 3 times in each of X, Y and Z directions)
Link register [W]Default 8192 points (W 0 to 1 FFF) (changeable)
Internal relay [M]Default 28672 points (M0 to 28671) (changeable)
Link direct deviceJ □□ \ X □□, J □□ \ Y □□, J □□ \ SB □□, J □□ \ SB □□, J □□ \ SB □□, J □□ \ SW □□, J □□ \ SW □ Device specification form for directly accessing the link device of the network unit □
Special relay [SM]2048 points (SM 0 to 2047) (Device number is fixed)
Estimated lead timeUsually ships in 1 - 10 working days.
Function input [FX]16 points (FX 0 to F) (Device number is fixed)
RUN (PAUSE contact)One point of each RUN / PAUSE contact can be set from X 0 to 1 FFF
Transmission methodBaseband
Function output [FY]16 points (FY 0 to F) (the number of device points is fixed)
Memory card (SD)- SDRoot folder: Up to 512 subdirectories: Maximum 65534
Interrupt pointer [I]256 points (I 0 to 255) (the number of device points is fixed) Periodic interval of system interrupt pointer I 28 to 31 can be set by parameter (0.5 to 1000.0 ms, 0.5 ms increments) Default I 28: 100 ms, I 29: 40 ms, I 30: 20 ms , I31: 10 ms
Special register [SD]2048 points (SD 0 to 2047) (the number of device points is fixed)
Function register [FD]5 points (FD 0 ~ 4) (Device number is fixed)
Integration timer [ST]Default 0 point (Shared with low speed integration timer / high speed integration timer) (Changeable) Low speed integration timer / high speed integration timer is specified by instruction Set the measurement unit of low speed integration timer / high speed integration timer by parameter (low speed integration timer: 1 ~ 1000 ms, 1 ms increment, default 100 ms) (High-speed integration timer: 0.01 to 100 ms, 0.01 ms increments, default 10.0 ms)
Memory card (SD)- SDHCRoot folder: Maximum 65535 books Subdirectory: Up to 65534 books
Data transmission speed100/10 Mbps
Link special relay [SB]Default 2048 points (SB 0 to 7 FF) (changeable)
Program memory (drive 0)520 KB
Extended data register [D]Default 0 point (changeable)
Extended link register [W]Default 0 point (changeable)
Link special register [SW]Default 2048 points (SW 0 to 7 FF) (changeable)
Memory card (SD) (Drive 2)Installed SD memory card (SD / SDHC) capacity (32 GB maximum)
Hub and node longest distance100 m
Input (output control method)Refresh method (Direct access input / output possible by specifying direct access input / output (DX, DY))
Number of input (output points)4096 points (X / Y 0 to FFF)
Number of input (output devices)8192 points (X / Y 0 to 1 FFF)
Intelligent functional unit deviceDevice specification that directly accesses buffer memory of intelligent function module Format: U □□ \ G □□
File register [R]- when using q4 MCA - 1 MBS32768 points (R 0 ~ 32767) Up to 1048576 points can be used by block changeover
File register [R]- when using q4 MCA - 2 MBS32768 points (R 0 ~ 32767) Up to 1572864 points can be used by block switching
File register [R]- when using q4 MCA - 4 MBS32768 points (R 0 ~ 32767) Up to 2621440 points can be used by block switching
File register [R]- when using q4 MCA - 8 MBS32768 points (R 0 ~ 32767) Up to 4718592 points can be used by block changeover
File register [ZR]- when using q4 MCA - 1 MBS1048576 points (ZR 0 to 1048575) No block switching required
File register [ZR]- when using q4 MCA - 2 MBS1572864 points (ZR 0 to 1572863) Block switching not required
File register [ZR]- when using q4 MCA - 4 MBS2621440 points (ZR 0 to 2621439) Block switching not required
File register [ZR]- when using q4 MCA - 8 MBS4718592 points (ZR 0 to 4718591) No block switching required
Processing speed sequence instructions LD x 01.9 ns
Programming language sequence control languageRelay symbol word, logic symbolic word, MELSAP 3 (SFC), MELSAP-L, function block, structured text (ST)
Index register (general operation register [Z])Up to 20 points (Z 0 ~ 19)
File register [R]- when the extended SRAM cassette is not used32768 points (R 0 ~ 32767) Up to 524288 points can be used by block switching
File register [ZR]- when the extended SRAM cassette is not used524288 points (ZR 0 to 524287) No block switching required
Index register [Z] (when ZR device 32-bit qualifier is specified)Up to 10 points (Z0 to 18) (Use index register [Z] as double word)
Intelligent functional unit parameter maximum setting number-refresh2048 pieces
Intelligent functional unit parameter maximum setting number-Initial setting4096 pieces

Product details

What the 130K Step Capacity Means for Your Machine Control

The Q13UDVCPU is a Mitsubishi Electric Q Series PLC CPU with a program capacity of 130K steps (520K bytes), placing it in the mid-to-large range for handling complex machine sequences, motion control, and data processing across multiple axes. With 41984 data register points (D0 to 41983, changeable) and 28672 internal relay points (M0 to 28671, changeable), this CPU can manage substantial recipe data, alarm logs, and interlocking logic without running out of device memory for most packaging, assembly, or material handling applications. The 2048 timer points (T0 to 2047) support both low-speed (1–1000 ms) and high-speed (0.01–100 ms) timers selectable by instruction, giving flexibility for precise timing in pick-and-place or conveyor indexing sequences.

Panel Fit and Mounting Constraints

At 27.4 mm wide, 98 mm high, and 115 mm deep, the Q13UDVCPU occupies a single slot in the Q Series backplane, allowing dense packing in control cabinets where DIN-rail space is at a premium. Installation is inside a control panel (per), with pollution degree 2 or less — typical for a clean, enclosed industrial environment with no conductive dust or moisture.

Lifecycle and Sourcing Reality

It is quoted to order against your BOM quantity; availability and current pricing are confirmed at the time of RFQ.

Clock Accuracy and Timing for Synchronized Lines

The built-in clock function delivers accuracy of -2.97 to +3.75 seconds per day at 0°C (typical +0.39 s/d at 25°C), which is sufficient for timestamping events in batch processing or coordinating periodic maintenance triggers without an external time source. Constant scan time can be set from 0.5 to 2000 ms in 0.1 ms increments, enabling deterministic cycle times for applications where jitter must be bounded, such as high-speed inspection or synchronized motion groups.

Frequently asked questions

What is the program capacity of the Q13UDVCPU?

The Q13UDVCPU has a program capacity of 130K steps (520K bytes), suitable for mid-to-large machine control applications with extensive logic, data handling, and motion sequences.

How many data registers and internal relays does the Q13UDVCPU support?

It supports 41984 data register points (D0 to 41983, changeable) and 28672 internal relay points (M0 to 28671, changeable), providing ample memory for complex data logging and interlocking logic.

MPN
Q13UDVCPU