Skip to main content
Mitsubishi Electric Q26UDEHCPU — PLCs (Programmable Logic Controllers)

Mitsubishi Q26UDEHCPU PLC CPU, 260K steps, 27.4mm wide

MPNQ26UDEHCPU

Mitsubishi Q Series CPU, Q26UDEHCPU, 260 K steps program capacity, 27.4 mm width, Depth 115 mm.

$3,492.00 – $7,026.72Ref. price · indicative, final on quote
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

Q26UDEHCPU key specifications
ParameterValue
Over voltage categoryII or less
DC 5 v internal current consumption0.49 A
Latch (power outage hold) rangeL 0 to 8191 (default 8192 points) [latch range can be set for B, F, V, T, ST, C, D, W]
Allowable momentary power failure timeDepends on power supply unit
Communication modeFull duplex / half duplex
High speed communication area between multiple CPUs32 KB
Installation locationIn the control panel
Number of connectionsSocket communication, MELSOFT connection, MC protocol total 16 pieces 1 for FTP
Storage ambient temperature-25 to 75 ° C (-20 to 75 ° C when system includes AnS / A series unit)
Operating ambient temperature0 to 55 ° C
Pollution degree2 or less
Storage ambient humidity5 to 95% RH, non condensing (10 to 90% RH when the system includes AnS / A series unit)

All specifications

Q26UDEHCPU additional specifications
ParameterValue
Ambient operating humidity5 to 95% RH, non condensing (10 to 90% RH when the system includes AnS / A series unit)
When there is continuous vibrationFrequency: 5 to 8.4 Hz, One amplitude: 1.75 mm Frequency: 8.4 to 150 Hz, Constant acceleration: 4.9 m / s 2
Depth115 mm
Width27.4 mm
Shipping weight1.2 Kg
External dimensions height98 mm
Standard RAM4
Standard ROM256
Standard RAM (Drive 3)1280 KB
Standard ROM (Drive 4)4096 KB
File register [R] standard RAM32768 points (R 0 ~ 32767) Up to 655360 points can be used by block switching
File register [ZR] standard RAM655360 points (ZR 0 to 655359) Block switching unnecessary
CPU shared memory QCPU standard area8 KB
Mass0.22 Kg
Refresh2048 pieces
ATA card511 books
Timer [T]Default 2048 points (T0 to 2047) (Shared by low-speed timer / high-speed timer) (Changeable) Low-speed timer / high- speed timer specified by instruction Low-speed timer / high-speed timer measurement unit is set by parameter (low-speed timer: 1 to 1000 ms, 1 ms increment, default 100 ms) (High-speed timer: 0.1 to 100.0 ms, 0.1 ms increments, default 10.0 ms)
Counter [C]Normal counter: default 1024 points (C 0 ~ 1023) (changeable)
MOV d 0 d 119 ns
Pointer [P]4096 points (P 0 ~ 4095) (Number of device points fixed) Use range of local pointer / common pointer can be set by parameter
Device classClass I
Constant scan0.5 - 2000 ms (Can be set in 0.5 ms increments)
Use elevation0 to 2000 m
Clock functionYear, month, day, hour, minute, second, day of the week (leap year automatic discrimination) accuracy: -2.96 ~ + 3.74s (. TYP + 1.42s) / d at 0 °C accuracy: -3.18 ~ + 3.74s (TYP + . 1.50 s) / d at 25 ° C. Accuracy: -13.20 to +2.12 s (TYP. -3.54 s) / d at 55 ° C.
Control methodStored program iteration operation
Edge relay [V]Default 2048 points (V 0 to 2047) (changeable)
Link relay [B]Default 8192 points (B 0 to 1 FFF) (changeable)
Step relay [S]Default 8192 points (S0 to 8191) (changeable)
Use atmosphereNo corrosive gas
Annunciator [F]Default 2048 points (F 0 to 2047) (changeable)
Latch relay [L]Default 8192 points (L0 to 8191) (changeable)
Program capacity260 K steps (1040 K bytes)
Data register [D]Default 12288 points (D 0 to 12287) (changeable)
Impact resistanceMeets JIS B 3502, IEC 61131-2 (147 m / s 2 , 3 times in each of X, Y and Z directions)
Link register [W]Default 8192 points (W 0 to 1 FFF) (changeable)
Memory card319 (when using Q3MEM-8 MBS)
Link direct deviceJ□□ \ X□□, J□□ \ Y□□, J□□ \ SB□□, J□□ \ SB□□, J□□ \ SB□□, J□□ \ SW□□, J□□ \ SW□ Device specification form for directly accessing the link device of the network unit□
Special relay [SM]2048 points (SM 0 to 2047) (Device number is fixed)
Estimated lead timeUsually ships in 1 - 10 working days.
Function input [FX]16 points (FX 0 to F) (Device number is fixed)
RUN (PAUSE contact)One point of each RUN / PAUSE contact can be set from X 0 to 1 FFF
SRAM card (1 mbyte)517120 points (ZR 0 to 517119) No block switching required
Transmission methodBaseband
Function output [FY]16 points (FY 0 to F) (the number of device points is fixed)
SRAM card (2 mbytes)1041408 points (ZR 0 to 1041407) No block switching required
SRAM card (4 mbytes)2087936 points (ZR 0 to 2087935) Block switching not required
SRAM card (8 mbytes)4184064 points (ZR 0 to 4184063) Block switching not required
Flash card (2 mbytes)1041408 points (ZR 0 to 1041407) No block switching required
Flash card (4 mbytes)2087936 points (ZR 0 to 2087935) Block switching not required
Interrupt pointer [I]256 points (I 0 to 255) (the number of device points is fixed) Periodic interval of system interrupt pointer I 28 to 31 can be set by parameter (0.5 to 1000.0 ms, 0.5 ms increments) Default I 28: 100 ms, I 29: 40 ms, I 30: 20 ms , I31: 10 ms
Special register [SD]2048 points (SD 0 to 2047) (the number of device points is fixed)
Function register [FD]5 points (FD 0 ~ 4) (Device number is fixed)
Integration timer [ST]Default 0 point (Shared with low speed integration timer / high speed integration timer) (Changeable) Low speed integration timer / high speed integration timer specified by instruction Set the measurement unit of low speed integration timer / high speed integration timer by parameter (low speed integration timer: 1000 ms, 1 ms increment, default 100 ms) (High-speed integration timer: 0.1 to 100.0 ms, 0.1 ms increments, default 10.0 ms)
Link special relay [SB]Default 2048 points (SB 0 to 7 FF) (changeable)
Extended data register [D]Default 0 point (changeable)
Extended link register [W]Default 0 point (changeable)
Link special register [SW]Default 2048 points (SW 0 to 7 FF) (changeable)
Memory card (RAM) (Drive 1)Amount of installed memory card capacity (maximum 8 Mbytes)
Memory card (ROM) (Drive 2)(Flash card: up to 4 Mbytes, ATA card: up to 32 Mbytes)
Memory card (ROM) flash card288 books
Hub and node longest distance100 m
Input (output control method)Refresh method (Direct access input / output possible by specifying direct access input / output (DX, DY))
Number of input (output points)4096 points (X / Y 0 to FFF)
Number of input (output devices)8192 points (X / Y 0 to 1 FFF)
Intelligent functional unit deviceDevice specification that directly accesses buffer memory of intelligent function module Format: U□□ \ G□□
Memory capacity program memory (drive 0)1040 KB
Number of device points internal relay [M]Default 8192 points (M0 to 8191) (changeable)
Maximum number of stored files program memory252 books
Processing speed sequence instructions LD x 09.5 ns
Programming language sequence control languageRelay symbol word, logic symbolic word, MELSAP 3 (SFC), MELSAP-L, function block, structured text (ST)
Index register (general operation register [Z])Up to 20 points (Z 0 ~ 19)
Transmission specification data transmission speed100/10 Mbps
Index register [Z] (when 32-bit qualification of ZR device is specified)Up to 10 points (Z0 to 18) (Use index register [Z] as double word)
Intelligent functional unit parameter maximum setting number initial setting4096 pieces

Product details

What's in the kit

The Q26UDEHCPU is a Mitsubishi Q-Series CPU module rated for 260 K steps of program capacity and 1040 K bytes of RAM. Its 27.4 mm width keeps the rack dense — one of the narrowest CPUs in the Q family — so you can fit more I/O or network slices in the same panel. Mature lifecycle stage means supply is steady and field support is long-established; no redesign or LTB window to worry about for current projects.

Sourcing reality

We quote this CPU against a confirmed BOM line. Lead time runs 1–10 working days per the supply chain record. No last-time-buy deadline — it's a mature part that continues through standard distribution.

Frequently asked questions

What is the physical size of this CPU?

Width is 27.4 mm, depth 115 mm. Mass listed at 0.22 kg. The narrow profile fits standard Q-series racks without occupying adjacent slot space.

Does this CPU replace the FX3S-20MR/ES?

No. The FX3S-20MR/ES is a compact, all-in-one PLC from the FX3S family. The Q26UDEHCPU is a modular rack-based CPU and is not mechanically or electrically interchangeable without rewiring and a new backplane.

MPN
Q26UDEHCPU